



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/757,491	01/11/2001	Haruo Tanaka	P107400-00021	8241	
7590 11/16/2005  ARENT FOX KINTNER PLOTKIN & KAHN PLLC 1050 Connecticut Avenue, N.W., Suite 600  Washington, DC 20036-5339			EXAMINER		
			NGUYEN, JENNIFER T		
			ART UNIT	PAPER NUMBER	
			2674	<del>-</del>	

DATE MAILED: 11/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Application No.	Applicant(s)		
09/757,491	TANAKA ET AL.		
Examiner	Art Unit		
Jennifer T. Nguyen	2674	•	

Advisory Action	09/757,491 TANAKA ET AL.					
Before the Filing of an Appeal Brief	Examiner	Art Unit				
	Jennifer T. Nguyen	2674	•			
The MAILING DATE of this communication appe	ars on the cover sheet with the c	orrespondence addi	ress			
THE REPLY FILED 26 October 2005 FAILS TO PLACE THIS A	APPLICATION IN CONDITION FO	R ALLOWANCE.				
1. The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 41.31; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods:						
· <u> </u>						
b) Light The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection.  Examiner Note: If box 1 is checked, check either box (a) or (b). ONLY CHECK BOX (b) WHEN THE FIRST REPLY WAS FILED WITHIN TWO						
MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f)	MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f).					
Extensions of time may be obtained under 37 CFR 1.136(a). The date on been filed is the date for purposes of determining the period of extension a CFR 1.17(a) is calculated from: (1) the expiration date of the shortened sta above, if checked. Any reply received by the Office later than three months earned patent term adjustment. See 37 CFR 1.704(b).  NOTICE OF APPEAL	nd the corresponding amount of the fee. atutory period for reply originally set in the s after the mailing date of the final rejection	The appropriate extension final Office action; or (2) on, even if timely filed, may	n fee under 37 as set forth in (b) y reduce any			
<ol> <li>The Notice of Appeal was filed on A brief in composition of filing the Notice of Appeal (37 CFR 41.37(a)), or any explored a Notice of Appeal has been filed, any reply must be a Notice of Appeal has been filed.</li> </ol>	xtension thereof (37 CFR 41.37(e))	), to avoid dismissal o	of the appeal.			
AMENDMENTS		<b></b>				
3. The proposed amendment(s) filed after a final rejection, but prior to the date of filing a brief, will <u>not</u> be entered because (a) They raise new issues that would require further consideration and/or search (see NOTE below); (b) They raise the issue of new matter (see NOTE below);						
(c)⊠ They are not deemed to place the application in bet appeal; and/or	tter form for appeal by materially re	educing or simplifying	the issues for			
(d) They present additional claims without canceling a NOTE: (See 37 CFR 1.116 and 41.33(a)).		jected claims.				
4. The amendments are not in compliance with 37 CFR 1.1	21. See attached Notice of Non-Co	ompliant Amendment	(PTOL-324).			
<ul> <li>5. Applicant's reply has overcome the following rejection(s)</li> <li>6. Newly proposed or amended claim(s) would be a</li> </ul>		timely filed amendm	ent canceling			
the non-allowable claim(s).			_			
7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is pro The status of the claim(s) is (or will be) as follows: Claim(s) allowed:	⋈ will not be entered, or b)  will will will will will below or appended.	ill be entered and an e	explanation of			
Claim(s) objected to:  Claim(s) rejected: 3,6,9 and 11-15.  Claim(s) withdrawn from consideration:						
AFFIDAVIT OR OTHER EVIDENCE						
<ol> <li>The affidavit or other evidence filed after a final action, be because applicant failed to provide a showing of good an and was not earlier presented. See 37 CFR 1.116(e).</li> </ol>	ut before or on the date of filing a N d sufficient reasons why the affida	Notice of Appeal will <u>ner</u> vit or other evidence is	ot be entered s necessary			
9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to other evidence.	overcome all rejections under appe	al and/or appellant fai	ils to provide a			
showing a good and sufficient reasons why it is necessary and was not earlier presented. See 37 CFR 41.33(d)(1).						
10. The affidavit or other evidence is entered. An explanatio REQUEST FOR RECONSIDERATION/OTHER	n of the status of the claims after e	entry is below or attac	hed.			
11. The request for reconsideration has been considered bu See Continuation Sheet.			nce because:			
12. Note the attached Information Disclosure Statement(s).	(PTO/SB/08 or PTO 1449) Paper	No(s)				
13. Other:						
P SUPERI	ATRICK N. EDOUARD VISORY PATENT EXAMINER	Jennifer T Nguyen Examiner Art Unit: 2674				

U.S. Patent and Trademark Office PTOL-303 (Rev. 7-05)

Continuation of 11. does NOT place the application in condition for allowance because: In the remarks filed on 10/26/05, Applicant proved that the combination of the cited prior art fails to teach and/or suggest a capacitor connected between a gate and a ground or a write line. Examiner respectfully disagrees; Dawson teaches a capacitor (450) connected between a gate of driving transistor (460) and line (420). Dawson also teaches a capacitor (455) connected between a gate of driving transistor (460) and write line (i.e., VSWP 440) (Fig. 4, col. 5, lines 38-50). Moreover, when the VSWP is set to a low voltage (col. 5, line 55), for example 0V, the capacitor (455) connected between a gate of driving transistor (460) and ground. Applicant stated that while Hidaka discusses a ferroelectric memory and using a ferroelectric film, Hidaka fail to disclose and/or suggest a single electron memory. However, Hidaka teaches an information storage capacitor is a ferroelectric memory using as a non-volatile ferroelectric memory (col. 1, lines 8-9, lines 23-24). Although Applicant explained that single electron memory is a structure in which electrons are stored in quantum dot over a barrier region, however, this is not claimed. It is believed that claimed limitations are still read on by Yamazaki, Dawson, Black, and Hidaka.